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ABSTRACT

A model for programming characteristics of SONOS type FLASH with high-K
dielectrics
by
Varun Jain

Dr. Rama Venkat, Examination Committee Chair
Professor, Electrical and Computer Engineering
U niversity o f Nevada, Las Vegas

Silicon Oxide N itride Oxide Silicon (SONOS) FLASH memories have recently
gained a lo t o f attention due to better retention and scaling opportunities over the
conventional Floating Gate FLASH memories. The constant demand fo r device scaling,
to attain higher density, higher performance, and low cost per bit, has posed charge
leakage problems. SONOS type devices w ith high-K storage layers and/or high-K
blocking oxide have been proposed to alleviate the demand fo r constant tunnel oxide
scaling. In comparison to conventional FLASH, these devices operate at lower voltages,
exhibit higher programming speeds, comparable retention times, less over-erase problem
and better com patibility w ith low power CMOS logic.
The objective o f this thesis is to develop a comprehensive model which can be used
to obtain the programming characteristics, i.e., shift in threshold voltage vs. program
time, for “ trap-based” FLASH memories w ith high-K dielectrics. The proposed model is
used to obtain the programming characteristics fo r SONOS type devices. The results

111
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from this model are compared w ith the experimental results and in general the agreement
is good. For SONOS type devices w ith high-K blocking oxides, the density o f available
nitride traps fo r charge storage is shown to have a linear dependence w ith the potential
energy difference between the silicon substrate and the nitride storage for different gate
biases. The model is also used to get an estimate o f available trap energy levels in the
nitride layer as a function o f applied voltage.
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CHAPTER 1

INTRO DUCTIO N
Memory plays an integral part in the computing industry. W ithout memory, the
advancements in the digital computer industry would not be feasible. M ajority o f the
silicon area in many digital designs is occupied by memory. This trend is going to
continue as the demand fo r storing data grows in consumer applications. Traditionally,
memories are categorized according to functionality, access pattern, and the storage
mechanism [1]. The two most popular categories o f memories are as follow s: NonV olatile Read O nly Memory (N VRO M ) and Random Access Memory (R AM ).
The difference between these memories can be attributed to their a b ility to retain data
in conjunction w ith power supply. Specifically, N VRO M is termed non-volatile fo r its
a b ility to retain data even when the power supply is removed. R AM memories use active
circuitry to store inform ation and lose data once the power supply has been removed,
hence the term volatile memory. On the other hand. Read-only memories encode the
inform ation into the circuit topology. It should be noted that R AM memories provide the
fle x ib ility o f reading and w riting to memory or in other words, re-program m ability and
can also be classified as Read W rite M emory (R W M ). Even though ROM also provides
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the ability o f random access, R A M is reserved fo r volatile memory for historical reasons
only [ 1 ],
The conception o f the idea that the Metal Oxide Semiconductor structure can be used
as memory has posed problem o f v o la tility as in the case o f SRAM and D R AM [2],
Using the w ell developed MOS process provides significant advantages in terms o f
process integration, density, speed, re lia b ility, and cost. FLASH is a semiconductor based
memory cell which uses a m odified MOS stack to counteract the v o la tility problem o f
R AM w hile s till providing re-program m ability. In essence, FLASH memories provide the
non-volatility o f ROM, re-program m ability o f R A M and high densities w ith moderate
access times. Classifications o f semiconductor memories are listed in Table I . l.

Table 1.1: Classification o f semiconductor memories [1]
RW M
Random Access
SRAM
DRAM

Non-Random
Access
FIFO
LIFO
Shift register
C AM

NVRW M
EPROM
E^PROM
FLASH

ROM
Mask-programmed
programmable
(PROM)

FLASH memory cell is formed by m odifying the conventional M etal Oxide
Semiconductor (MOS) stack by introducing an additional layer known as the Floating
Gate (FG). The floating gate is formed by embedding a silicon layer which acts as a
charge storage layer fo r threshold m odification w ithin the oxide. The top oxide (TO) and
the bottom oxide (BO) isolate the storage layer from the polysilicon control gate and the
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channel in the silicon substrate, respectively. Currently, there are two distinct architecture
in existence namely, continuous floating gate and the split gate fo r FLASH memory [3].
FLASH memory is a direct consequence o f the M etal N itride Oxide Semiconductor
(MNOS) device, introduced in the mid-1960s [4]. The usefulness o f FLASH as memory
lies on the detectable change in the threshold voltage o f the FLASH transistor due to
presence/absence o f charges in the floating gate. The insertion o f floating gate in the
MOS stack results in higher equivalent oxide thickness and hence, higher threshold
voltage and lower transconductance. The threshold voltage o f FLASH cell is m odified by
storing charges via tunneling or Si/SiO i potential barrier surmounting from the channel to
the floating gate. A logic value o f ‘ 1’ or ‘ 0’ can be assigned to FLASH cell depending
upon whether the threshold voltage has been m odified or not [ 1 ].
FLASH

memories

have

applications

in

the

telecommunication,

computer,

automotive, and consumer electronic industries. W ith the introduction o f portable
electronics such as MP3 players, applications in the m ultim edia market demands ever
increasing size and higher performance [5]. FLASH memories that are based on uniform
layer floating gate pose problems w ith scaling. Scaling is desired to obtain higher
densities as the demand fo r larger chip memories grows w ith the advancements in
semiconductor technology. Specifically, scaling the bottom oxide also known as the
tunnel oxide becomes d iffic u lt beyond a certain lim it as the reliable operation and charge
retention o f the device cannot be guaranteed over the device’ s lifetim e.
For ultra-thin tunnel oxide, any defect present in the oxide has an exaggerated effect
on device’s re lia b ility. These defects provide a path fo r stored charges to leak out from
the floating gate and render the device useless. Silicon Oxide N itride Oxide Silicon
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(SONOS) FLASH memory reduces the charge leakage/retention problem related to the
defects in ultra-thin tunnel/bottom oxides. The principle o f operation fo r SONOS is the
same as the conventional FG FLASH except, the injected charges from the inverted
channel are trapped in the defect states in the nitride instead o f uniform ly distributed in
the conduction band o f silicon floating gate. The leakage current from the silicon nitride
floating gate is considerably reduces as the charges need additional activation energy to
free themselves from the traps as the traps do not interact w ith each other.
To keep up w ith the scaling in CMOS where the minimum feature size is nearing 15
nm and equivalent oxide thickness (EOT) is getting less than 1 nm, further advancements
in FLASH are needed. This scaling ensures better integration between CMOS logic
circuitry and FLASH memory. Requirements fo r the use o f high supply voltages such as
lOV, for FLASH operations also needs to be addressed to ensure com patibility w ith
CMOS logic which is operating w ith lower than IV power supplies [ 6 ].
Tan et al. [7] proposed replacing silicon nitride in the SONOS type structure w ith
high-K dielectric material and/or using high-K dielectric materials as the blocking oxide
(top oxide). Specifically, Hafnium Alum inum Oxide w ith 10% A I 2 O3 concentration is
proposed as a replacement for silicon nitride storage layer. Also, two different alloys o f
Hafnium Alum inum Oxide are proposed to be used as the top oxide in the SONOS
structure. Tan et al. [7] observed higher programming speeds, comparable retention
times, and less over-erase problem w ith the proposed SONOS type FLASH devices.
These memories also ease the requirements fo r tunnel oxide scaling and high operation
voltages.
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The objective o f this thesis is to develop a comprehensive model which can be used
for “ trap-based” FLASH memories. This model is used to study the programming
characteristics specifically, the shift in the threshold voltage vs. program time for SONOS
devices proposed by Tan et al. [7]. This procedure provides insight into potential benefits
o f replacing silicon nitride in FLASH memories. The other approach to solving the power
and scaling issues is to replace the blocking oxide w ith high-K dielectric material. For this
case, the shift in threshold voltage vs. program tim e is studied fo r three different gate
voltages. In addition, the model confirm s that by using high-K material the capacitive
coupling between the floating gate and the control gate can be m odified in such a way
that the requirements on the FLASH programming voltages can be eased. The model is
also used to get an estimate fo r the energy distribution o f the traps in the silicon nitride.
The density o f nitride traps available fo r charge storage shows a linear dependence on the
energy difference between the conduction band o f the silicon substrate and the
conduction band o f the silicon nitride (at the blocking oxide edge) when the device is
under applied gate bias.
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CHAPTER 2

NON V O LA T ILE SEMICONDUCTOR M EM O RY: FLASH
A n ideal memory chip offers high-density, low cost, random access, electrical b it
alterability, short access and cycle times, and excellent retention, re lia b ility and
endurance. A lthough such a memory chip is s till a dream, FLASH memory comes
close by offering many o f the desired characteristics o f an ideal memory chip [5, 13].

2.1 Evolution o f FLASH
Ever since the inception o f the idea that semiconductor technology be used as
memory, these memory devices have been plagued w ith the problem o f v o la tility . The
firs t sem iconductor based m em ories w hich solved the problem o f v o la tility were
proposed in 1967. These memories consisted o f F loating Gate and the M etal N itrid e
O xide Sem iconductor (M N O S) trap based devices [2 ].
Non V olatile Semiconductor Memories (N VSM ) such as floating gate and trap based
devices are sim ilar to normal M etal Oxide Semiconductor Field E ffect Transistor
(MOSFET). The difference is in the MOS stack. For N V SM devices, a storage layer is
sandwiched between oxide layers and this sandwich provides isolation between the
polysilicon gate and the channel as depicted in Figure 2.1.1.
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PSub

Figure 2.1.1; A schematic diagram depicting Non V olatile Semiconductor Memory
(N VSM ): FLASH

Figure 2.1.2 shows the M IM IS (M etal Insulator M etal Insulator Silicon) Floating gate
memory device, first proposed by D. Kahng and S. M . Sze in 1967 [14]. The storage
layer used in the device is a uniform layer o f silicon. This storage layer does not have any
electrical connections (hence the name floating gate) and the voltage drop is established
via capacitive coupling. D irect Tunneling mechanism is used to program and erase the
device which is facilitated by the thin tunnel oxide (< 5nm).
The floating gate based FLASH memory pose problems as it requires thin dielectrics
oxides between the floating gate and the p-silicon substrate for tunneling electrons and
storing data. It is hard to achieve high quality, defect free tunnel oxides. The defects in
thin oxide poses problem w ith data retention by providing current leakage paths for the
stored charges. The solution to this problem is either to have a thicker oxide and use
different programming mechanism and/or use different floating gate material [ 2 ].
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insulating Oxide
C ontrol G ate Metal

Floating G ate Meta

ih in O xdg

[
Figure 2.1.2: A schematic diagram depicting M IM IS memory pioneered by D. Kahng and
S. M . Sze in 1967 [2]

Around the same tim e as the firs t floating gate device was proposed, Wegener et al.
proposed M etal N itride Oxide Silicon (MNOS) FLASH [15]. MNOS utilized silicon
nitride as the storage layer. U nlike the silicon floating gate which captures electrons in
the conduction band, silicon nitride captures/traps charges in deep level nitride traps.
Since the traps do not electrically interact, pinholes in the oxide do not lead to significant
charge loss [2]. A cross sectional view o f the MNOS FLASH is depicted in Figure 2.1.3.

T

h
SemicîXidüC for *- subst rale

Figure 2.1.3: A cross sectional view o f the MNOS FLASH [10]
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Several devices have since come to realization and have received commercial
attention fo r various applications. Two o f these early incarnations o f FLASH are
Electrically Programmable Read Only M emory (EPROM) and E lectrically Erasable
Programmable Read O nly Memory (EEPROM).
EPROM cell is based on the floating gate FLASH concept and is the firs t nonvolatile
memory that provided the a b ility o f user program m ability. The major drawback o f
EPROM memory is that it requires U V lig h t fo r erasing. Moreover, the whole memory
needs to be erased and reprogrammed even i f only one b it needs to be altered. Since
erasure cannot be performed electrically, EPROM memory requires expensive packaging
and presents inconvenience relating to taking the chip out o f the circuit. This problem has
led to the use o f EPROM memory as One Time Programmable (OTP) memory. EPROM
does offer the advantage o f high density as the memory cell consists o f only one
transistor [2, 5].
EEPROM memories were introduced to tackle the problem w ith the erase operation
o f EPROM. EEPROM offers the a b ility o f erasing the memory by electrical means.
Moreover, erasing and programming can be performed in a byte addressable format.
However, the EEPROM cell requires two transistors: a select transistor and a memory
transistor and thus offers lower densities in comparison to EPROM [2].

2.2 Basics o f FLASH
The term "flash" fo r FLASH memory is used due to the device’s a b ility to erase large
number o f cells, blocks, sectors or pages, at fast speeds. FLASH memory provides high
densities o f EPROM and electrical erase-ability o f EEPROM [13]. The basic working

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

principle o f FLASH memory depends upon a detectable change in the threshold voltage
by storing charges in the gate insulator o f the MOSFET [2], (Figure 2.2.1)

Gate

Source

n ^S i

Figure 2.2.1 : A schematic diagram o f FLASH cell w ith stored charges in the floating gate

[2]

Conventionally, a FLASH memory cell w ith nom inal/low threshold voltage or
w ithout stored charges is given a logic value o f " 0 " which is also known as the erased
state. Logic value o f "1" or the programmed state is assigned to the cell when charges
have been stored on the gate insulator [5]. Threshold voltage fo r MOSFET is defined as
the voltage applied on the gate to create a conducting channel under the oxide in the
substrate. From the basics o f MOSFET theory, the equation fo r threshold voltage can be
w ritten as follow s [ 2 ] :

Vth - 2([)p
C/

Cy

- — dj
£j

10
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.. .. ( 2.2.1)

where (O f is the Fermi potential o f the semiconductor at the surface, 0 ms is the work
function difference between the gate and the Si substrate, Qi is the fixed charge at the
silicon-oxide interface, Qd is the depletion layer charge, Qt is the stored charge in the
gate insulator at distance dj from the gate, Ci is the capacitance o f the insulating layer,
and Si is the dielectric constant o f the insulating layer.
From equation 2.2.1, the threshold voltage shift due to stored charges can be
calculated as:

. . . . (2 .2.2)

Read Voltage

V

Figure 2.2.2: Threshold voltage shift: A schematic drain current (Id) vs. (gate voltage) Vgs
characteristics o f a FLASH cell [3, 5]
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Figure 2.2.3: Schematic diagrams depicting (a) FLASH cell, (b) spatial energy band
diagram for erased state, (c) spatial energy band diagram for programmed state [5]

As shown in Figure 2.2.2, a positive threshold shift is obtained i f electrons are stored
in the storage layer. To read the cell, a read voltage whose value is between the nominal
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and the m odified threshold voltages ( V th ) is applied to the control gate. The magnitude
o f drain current (Ids) indicates whether the cell is programmed or not. I f an appreciable Ids
is sensed fo r read voltages, then the cell is in " 0 " or the erased state otherwise the cell is
in "1" or the programmed state [3, 5]. Figure 2.2.3 shows the band diagrams fo r the
erased and programmed state o f the FLASH cell. Voltage drops on the blocking and
tunnel oxides appear when electrons are stored in the storage layer. Electrons in the
conduction band o f the floating gate see a barrier w ith the blocking and tunnel oxides.
Once the programming voltage is removed, the floating gate/SiOi potential energy barrier
prevents the charges from leaking out o f the floating gate and thus, providing the memory
functions.

2.3 Programming Mechanisms o f FLASH
As described in Section 2.2, the a b ility o f FLASH to store logic values is due to the
fact that the threshold voltage o f FLASH MOS cell can be m odified by storing charges in
the storage layer. Follow ing are the two mechanisms used to program a FLASH cell:
(i)

“ Charge Injection” in which the carriers surmount the tunnel oxide barrier.

(ii)

“ Quantum Mechanical Tunneling” in which the carriers tunnel through the
tunnel oxide.

2.3.1 Charge Injection
In this mechanism, carriers gain kinetic energy from the large electric fie ld present in
the depletion region at the drain end and are injected over the silicon dioxide (tunnel
oxide) barrier into the storage layer (floating gate). There are two main types o f charge
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injection mechanisms: Channel H ot Electron (CHE) mechanism and CHarmel Initiated
Secondary ELectron (CHISEL) mechanism [3, 5].
2.3.1.1 Channel H ot Electron (CHE)
For CHE mechanism, the FLASH cell is biased in the saturation region o f MOS I-V
eharacteristics. H igh voltages and hence, high electric fields fo r both the gate and the
drain ends are required for this mechanism. The cell is biased to create a pinch-off region
near the drain end. In moderate electric fields, less than 100 KV/cm ([5, 16]), m inority
carrier electrons in the n-channel MOS lose energy by aeoustic and phonon scattering and
stay in thermodynamic equilibrium w ith the lattice. A t high lateral fields, electrons gain
more energy than they can lose by scattering w ith the lattice and become "hot". A small
fraction o f these electrons gain enough energy to surmount the 3.1 eV silicon dioxide
potential energy barrier o f the tunnel oxide. These electrons can be stored in the storage
layer i f the vertical oxide fie ld favors this type o f injection [2]. Figure 2.3.1.1.1 and
Figure 2.3.1.1.2 depicts the CHE mechanism.

Poly Gate

Control Oxide
Storage
Layer
->• Tunnel Oxide

■ÎeiCurce

Drain

PSut

Figure 2.3.1.1.1; A schematic diagram depicting the Channel Hot Electron mechanism
[5].
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Ev —

— Ev

Figure 2.3.1.1.2: A schematic diagram depicting electron surmounting oxide potential
energy barrier: CHE [2]
CHE is a power consuming mechanism as it requires high gate and drain voltages and
drain currents. Other detrimental effects include drain current reduction, small signal
performance degradation and sub-threshold slope lowering. Repeated programming o f
the cell can lead to permanent device failure due to oxide breakdown by high electric
fields [3, 5].
2.3.1.2 CHannel Initiated Secondary ELectron (CHISEL)
CHISEL mechanism compensates fo r the high voltages and high currents involved in
the CHE injection mechanism. Moreover, the injection efficiency o f electrons in
comparison to CHE is also increased. The CHISEL mechanism employs negative biasing
o f the body (silicon substrate) to create the "hot carrier" phenomena.
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Figure 2.3.1.2.1: A schematic diagram depicting the CHISEL injection mechanism [5]

The channel electrons, denoted as ei, are heated by the lateral fie ld and injected into
the drain where they impact ionize to create the electron-hole (e i-h i) pairs (Figure
2.3.1.2.1). The electrons, ei, are collected at the drain, whereas the holes, h i, move
towards the substrate. Due to negative biasing at the gate, holes h i ionize again in the
depletion region and create new electron-hole (ei-hg) pairs. Holes, h i, exit through the
substrate whereas, electrons, C], move towards the gate where the fields are favorable for
them to inject into the storage layer [3 ,5 ].
2.3.2 Quantum Mechanical Tunneling
Carrier tunneling is used to program and/or erase FLASH memory. Tunneling is the
process o f transporting electrons through a barrier via quantum mechanical process.
Quantum mechanical tunneling is due to the wave nature o f the electrons. Tunneling
allows fo r the electrons to cross the classically forbidden barriers, i.e., when the barrier
potential energy (U ) is greater than the kinetic energy (E) o f the electron [13].
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Wentzel Kramers B rillo u in (W K B ) approximation provides a firs t order solution to
the Schrodinger's equation fo r spatially varying potential energy barrier and the
transmission probability o f incident wave propagation through the classical potential
barrier. W KB method is extensively used to calculate tunnel current used for
programming/erasing FLASH cells. Tunneling depends on the distribution o f occupied
states in the injected material, and on the shape, height and w idth o f the potential barrier
[5 ,1 3 ].
2.3.2.1 Fowler Nordheim Tunneling (FNT):
The number o f injected charges captured in the storage layer depends on the electric
fie ld in the tunnel oxide, number o f available energy states and duration o f programming
[2 - 3, 5, 13]. It is possible to bend the energy bands o f the polysilicon-S iO i-S i (MOS)
structure in such a way that the voltage drop on the oxide exceeds the Si-SiOz barrier o f
3 .1 V fo r electrons i.e. Eoxtox >

(Figure 2.3.2.1.1).

The condition fo r current tunneling when the oxide voltage drop is greater than 3.1 V
is called FNT. The electrons are subjected to a triangular barrier where the w idth o f the
barrier is significantly reduced. Electrostatic voltage drop on the tunnel oxide o f FLASH
cell is obtained via capacitive coupling between the floating gate and the control gate.
The electric fie ld over the oxide fo r FNT is o f the order o f 10 M V/cm [2, 5]. This high
electric fie ld causes some re lia b ility and retention issues as the oxide needs to be able to
withstand high electric fields w ithout breakdown and s till acts as an insulator to keep
stored charges from leaking once the programming is finished. This is especially a
problem fo r ultra-thin oxides, which are prone to defects during processing [ 3 ].
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Figure 2.3.2.1.1: A schematic energy band diagram depicting the Fowler Nordheim
Tunneling process [ 8 ]

Follow ing are the three main reasons fo r the popularity o f FNT in FLASH memories:
(i) internal generation o f the power supply is possible because low current levels are
involved; (ii) the turmeling process is purely electrically controlled; ( iii) tim e to program
(<1 ms) is considerably shorter than retention tim e (>10 years) [5]. The current density
due to FNT, JFNT, can be obtained from the follow ing expression [2, 8 ] :

_

GXp

.... (2.3.2.1.1)
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where q is the charge o f single electron,

0

B is the conduction hand energy barrier

between Si-SiOz interface, h is the Planck’s constant, Eox is the electric fie ld on the oxide,
nio is the mass o f free electron, and mox is the effective mass o f electron in SiOz2.3.2.2 D irect Tunneling (DT) and M odified Fowler Nordheim Turmeling (M FN T):
For trap-based memory, such as SONOS w ith ultra-thin tuim el oxide (< 3nm), the
current injection mechanism can be D irect Turmeling or M odified Fowler Nordheim
Turmeling. The turmeling mechanism strongly depends upon the electric fie ld on the
turmel oxide and the thickness o f the turmel oxide. In Direct Turmeling (D T), electrons
turmel directly from the conduction band o f the Si to the conduction band o f silicon
nitride through the oxide barrier only. D T happens when [Ob - On] < Eoxtox < [Ob] and
the electrons see a trapezoidal barrier (Figure 2.3.2.2.1(a)). For M FN T mechanism, in
addition to the trapezoidal oxide barrier o f D T, electrons also see a nitride barrier as
shown in Figure 2.3.2.2.1(b). The condition fo r M FN T is [(Ob - (Ob - On)] < Eoxtox < [Ob
- On] [2 , 8 ].
Current density expressions fo r D T, Jdt, and M FNT, Jmfnt, are obtained using freeelectron gas model fo r metal and the W KB approximation for turmeling probabilities and
are given by [2, 5 ,8 ]:

exp

DT

B

1

-

J
1 - J 1 - -

JJ

....(2.3.2.2.1)
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where A is ----- ^

, B is

, Vox is the voltage drop on the oxide,

3gA

niN is the effective mass o f electron in the nitride, and sn and Eox are the dielectric
constants o f the nitride and the oxide, respectively.

Hitnde

Oxide

Silicon

nitride

EoxtiDX I

Oxide

Eoxtox ♦

T,]

I
J dt

>
L

(a) D T #B -
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Figure 2.3.2.2.1: Schematic energy band vs. space diagrams fo r a Si3N 4 -SiOz-Si structure
depicting (a) D T mechanism, (b) M FNT mechanism [2, 8 ]

2.4 Erasure Mechanism
Erasure o f FLASH cell is performed to remove the stored charges from the storage
layer and return the device to its original un-programmed state. Conventionally, the
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erased state o f low threshold voltage represents the logic value o f "0". FNT is one o f the
most popular mechanisms to erase the FLASH cell. A large negative voltage is applied
on the control gate and once again the capacitive coupling between the control gate and
the floating gate is used to bend the conduction energy bands to create favorable
condition for electrons to tunnel out o f the storage layer (Figure 2.4.1) [3]. Other than
applying large negative voltage on the eontrol gate, large positive voltage on the body
can also be applied to facilitate electron tunneling from the floating gate to the Si
substrate. Moreover, i f high positive voltage is applied to the drain, electrons tunnel into
the drain [3].

Control Gate

Control
Oxide

FG

Tunnel
Oxide

E
E

f

E

.E

Figure 2.4.1: A schematic spatial energy band diagram depicting FLASH erasing state via
Fowler Nordheim Tunneling [3]

21

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

2.5 R eliability
Reliable w orking o f memory is one o f the most desirable characteristic for
commercial applications. FLASH memory faces retention and endurance re lia b ility issues
m ainly due to high voltages and currents involved fo r device operation. These problems
are accentuated due to continuous scaling o f FLASH devices. Scaling is the driving force
o f the semiconductor industry as it enables higher densities and faster speeds at lower
cost per bit. FLASH scaling is necessary to lower operation voltages and power supply
requirements. By lowering operation voltages, it is feasible to build internal power
supplies in the chip and have FLASH compatible w ith low power CMOS [3 ,5 - 6 ].
2.5.1 Retention
Retention fo r FLASH refers to the a b ility o f the memory to retain the inform ation
once the cell has been programmed. The desired retention for FLASH devices is about 10
years [5]. The problem regarding retention results from thin oxides. Sim ply put, it is hard
to obtain high quality defect free ultra thin oxides. Defects in thin oxide, compromise the
insulating nature o f the oxide. Defects provide leakage paths fo r electrons to tunnel out o f
the storage layer and hence render the device useless. Trap based FLASH devices, such
as SONOS; provide a possible solution fo r this problem. In SONOS memory, charges are
traps in isolated deep level bulk traps. For the charges to leak out o f storage layer,
additional activation energy is needed. Also, the traps do not interact electrically,
m inim izing movement o f trapped electrons [2, 3].
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2.5.2 Endurance
Endurance in FLASH technology stands fo r the a b ility o f the device to withstand
eleetrieal stress and s till be operational. Common endurance requirement fo r FLASH is to
be reliably operational fo r at least 10,000 program/erase cycles. Over the device lifetim e,
stress induced defects leads to permanent damage and leakage current such as, SILC
(Stressed Induced Leakage Current) and T A T (Trap Assisted Tunneling) [5].
2.5.3 Scaling
As mentioned earlier, FLASH scaling is desired to attain higher density and
performance. Carrier injection efficiency can be increased by decreasing

L e ff

and thus

increasing speed, but w ith the trade-off o f enhancing punch-through and drain tum-on
due to the increased capacitive coupling between the floating gate and the drain. To attain
lower voltages fo r program and erase, tunnel and interpoly dielectric thickness needs to
be reduced. This poses problem w ith charge retention. Silicon Oxide N itride Oxide
Silicon (SONOS) memory and SONOS type memory w ith high-K dielectric materials
presents a viable solution to this problem [5].

2.6 SONOS Literature Review
SONOS is a derivative o f MNOS memory and has received a lo t o f attention recently
due to superior re lia b ility , retention, and endurance eharacteristics over Floating
Gate Non V olatile Semiconductor Memories. In SONOS devices, a silicon nitride layer
replaces the silicon floating gate as the storage element. Injected charges are trapped in
the nitride which leads to threshold m odification. Moreover, SONOS type FLASH w ith
high-K storage layer and/or blocking oxide provides higher performance and lower
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operation voltages w hile m inim izing the scaling requirements. The fo llo w in g is a
lite ra tu re review and summary o f w o rk done on SONOS.
The trapping characteristics o f the SONOS memory have been explained m ainly by
follow ing two models [9]:
(i)

charge trapping models

(ii)

current continuity models

In the “ charge trapping” models, knowledge o f trap density, trap capture cross section
area, actual trap energy, and trap distribution in the nitride are important. Current
continuity models on the other hand, do not require specific inform ation regarding trap
distribution. Trapped charge in the nitride is determined by balancing currents until
continuity is achieved [9]. Several extensions and m odifications o f the above mentioned
models have been proposed to account for program/erase: Current (I) vs. Voltage (V ),
Current (I) vs. Time (t), and retention characteristics o f SONOS. Cross sectional view o f
SONOS is shown in Figure 2.6.1.

lirs gate
SiOj
Charge storage
S1O 2
o'S/D 1
^
p-sub

InNS/D
^ -----

Figure 2.6.1; A schematic diagram depicting the cross sectional view o f SONOS FLASH
[7].
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Frohman-Bentchkowsky et al. [10] proposed a current continuity model to determine
the charge accumulation at the nitride-oxide interface under steady state condition for the
MNOS device. The current continuity model is based on the fact that steady state current
flow s through the MNOS structure and due to the difference between the current-field
characteristics o f the nitride and oxide dielectrics, the accumulated charge tends to
change the fields u n til current continuity is achieved.
Electrode lim ited current mechanism o f Fowler Nordheim tunneling is used to model
the current through the oxide (> 5 nm). Concepts from the Metal N itride Silicon (M NS)
structure are utilized to model the nitride current. B ulk lim ited current transport
constitutes o f currents due to Schottky emission from the traps above room temperature,
fie ld emission o f electrons from the occupied traps into the conduction band o f the
nitride, and low fie ld ohmic current. Silicon nitride current density can be w ritten as
follows:

.... (2 .6. 1)

The Jni component represents the Poole-Frenkel effect and is given by ;

Jnx

—

9 ^1 1

exp

exp

r 9

\ l/ 2 ^

kT

y

.. . ( 2.6.2)

where q is the unit charge o f the electron, k is the Boltzmann constant, T is the
temperature, £ „ is the nitride electric field, <hi is the potential w ell depth, and Ci and
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(3

are constants whose values depend on the trap level and dielectric constant. The Jni
component represents the fie ld emission o f electrons from the traps into the conduction
band o f the nitride and is given by:

....(2.6.3)
V

where C 2 and E2 are constants whose value depend upon the trap level. Therm ally excited
electrons move between isolated traps and results in J„3 .

exp

where J„3 is the thermal activation energy. Current densities Jo and

.... (2.6.4)

fo r MNOS devices

under positive gate bias are shown in Figure 2.6.2.

'ü f- t_
la)

Figure 2.6.2: A schematic energy band diagram o f MNOS depicting oxide current, Jo, and
nitride current, J„, fo r a positive gate bias [10]
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Under steady state, when a gate voltage is applied, current continuity is achieved
when the oxide current density (Jo) balances the nitride current (J„), i.e.,

Jo = Jn

— (2.6.5)

Oxide electric fie ld (Eo) and nitride electric fie ld (E„) can be related to the accumulated
interface charge (Qi) via electric flu x continuity as follow s:

KoEo - KnEn = Qi/So

.... (2.6.6)

where Ko and K» are the relative dielectric constants o f oxide and nitride, respectively,
and So is perm ittivity o f free space.
The gate voltage can also be obtained by summing the voltage drops on the two
dielectrics, i.e.,

V g = EoXo + EnXn

. . . . (2 .6 .7 )

where Xg and x„ are the thickness o f oxide and nitride respectively. Equations (2.6.1 2.6.7) along w ith the current density equation o f Fowler Nordheim tunneling fo r oxide
current can be solved to obtain the follow ing expressions fo r accumulated interface
charge, Qi, and steady state current density for low operating temperatures:
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Ô; =

I n f e / C j l F g \ + x ^ E ,+ x „ E ^

x ^ E ,+ x ^ E .

P"c

exp

J . 1=1 J . 1= C„

....(2 .6 .8 )

....(2.6.9)

where Cg is a pre-factor from the FNT expression.
Assumptions made to derive the expressions fo r Qi, and the steady state current
density equations are:
(i)

EzXg »

EiXg

(ii)

C o> C 2

( iii)

ln(Eo^/En^) «

.... (2 .6 . 1 0 )
....( 2 .6 . 1 1 )
ln(Cg/C 2)

.... (2 .6 . 1 2 )

Note that equation 2.6.10 states that the voltage drop on the nitride is far greater than on
the oxide, equation 2.6.11 signifies that the Cg constant from the FNT expression is larger
than or equal to the pre-factor C2 in the fie ld emission current component o f the nitride
current, and equation

2 .6 . 1 1

states that the ratio o f the electric fields in the oxide and

nitride is much smaller than the ratio o f Cg and C2 (fie ld emission current component o f
the nitride current). It should also be noted that the equations (2.6.8 - 9) were derived fo r
low operating temperature. For moderate to high temperature, at high voltages silicon
nitride current is dominated by J„i, (Poole Frenkel equation 2.6.2) whereas, at low
voltages Jn3 (ohmic component equation 2.6.4) dominates. Silicon dioxide current also
increases w ith the increase in temperature. However, the increase in the nitride current is
prominent as it has exponential dependence on the temperature.
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Under transient analysis, the difference between the current densities o f oxide and
nitride can be used to obtain the rate o f change o f interface charge as follow s;

It was found that the charging time response is few orders o f magnitude faster than the
discharging tim e response under the same conditions. The vast difference in the time
response o f the charging and discharging phases is what renders the "trap-based" MNOS
device useful as memory. In summary, the fo llo w ing key points can be identified;
(i)

Accumulated interface charge depends on the current-field characteristics and
the thickness o f the oxide/nitride dielectrics.

(ii)

The time required to reach steady state is a strong function o f applied gate
voltage due to the exponential nature o f current-field characteristics.

(iii)

The concept that charge accumulation leads to current continuity is valid for
any two-layer dielectric structure.

De Salvo et al. [11] proposed a trap-based approach to model the steady and dynamic
charging o f nitride trap based memory. The model is based on the Shockley-Reed-Hall
statistics [18]. In this model, knowledge o f the trap density, trap capture cross section
area, actual trap energy and trap distribution in the nitride is important. The probability o f
a trap is occupied, at energy level Et, can be calculated as follow s:

dt

n

p

\

n

n

p

~

p

k
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....(2.6.14)

where Cn, Cp, e„, and ep are capture and emission rate for electrons and holes. Capture and
emission rate fo r electrons and holes depend on trap characteristics such as cross section
area, density, energy and depth. Electric fie ld between the traps and the interface also
influence c„, Cp, e„, and ep. Surface potential, \j/s, depends upon the gate voltage and can
be used to obtain the carrier densities as follow s:

(0

=

(0

-

.... (2.6.15)

^ox-eq

^2

where Vco(t) is the tim e varying gate voltage, V fb is the fla t band voltage o f the device
w ithout any stored charges, Qsc, is the semiconductor charge in the bulk, C2 is the control
gate coupling capacitor, Qot represents oxide trapped charge, and Cox-eq is the equivalent
MOS capacitance given by (C i.C 2)/(C i+C 2 ) (C i is substrate coupling capacitor).
Equations (2.6.14 - 15) can be solved to obtain the 1-V curves and the tim e evolution o f
trapped charge fo r the SONOS cell when a tim e varying voltage is applied on the control
gate. It can be seen that the effect o f control gate currents are ignored from the model. As
a result, steady state is achieved when the current through the substrate balances i.e.
current “ in ” equals the current “ out” . In summary, the follow ing key points can be
identified:
(i)

Shockley-Reed-Hall statistics and surface potential is used to model the
FLASH charging behavior.

(ii)

Inform ation regarding trap energy and trap distribution is required. This
inform ation is hard to obtain and s till not clearly understood.

(iii)

Forward and reverse currents through the control gate are ignored.
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Lundstrom et al. [12] in 1972 studied nitride-oxide layer in MNOS devices w ith
oxide thickness less than 50 Â . A n extension to current continuity model o f Lenzlinger et

al. [10] was proposed to predict the charging behavior o f the MNOS devices.
Specifically, M odified Fowler Nordheim Tunneling (M FN T) current is proposed as the
mechanism fo r charge storage when a positive gate voltage is applied to the MNOS
structure. In the case o f tunnel oxide, electrons see a trapezoidal oxide barrier and an
additional nitride barrier during the charging o f the nitride layer (Figure 2.6.3). The
proposed equation fo r M FNT is as follow s:

Tox = C
F P P
^ F N -^ o x -^ o x ^ N

.... (2.6.16)

where C fn is a constant from the Fowler Nordheim Tunneling current equation for
electrons tunneling from silicon into silicon dioxide, Eox is the electric fie ld on the tunnel
oxide, and Pox and ?n are calculated using the W KB approximation to find the electron
transmission probabilities through the oxide and nitride respectively. Equations fo r Pox
and Pn are as follow s:

Pox

&

= exp

3h

Pn - e xp < j-—

-jlq .m..

.... (2.6.17)

mN

....(2 .6 .18 )
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where En is the nitride electric field, niox and mn are effective tunnel mass o f electron in
the oxide and nitride, respectively,

0

%, and

0

%are the potential energy barrier heights

seen by the electron in the conduction bands o f oxide and nitride, respectively, Wqx is the
thickness o f the oxide, and h = h / (Zri) w ith h being the Planck's constant.

Energy (E)

A

Thickness (x)

Figure 2.6.3: A schematic band diagram representation o f MNOS device w ith positive
gate bias voltage [ 1 2 ]

If

0

] <

(0 2

- EoxWox), Pn is equal to

1

in equation (2.6.16) and the electrons tunnel

through a trapezoidal oxide barrier only. This condition is known as D irect Tunneling. I f
01

< EoxWox, the equation 2.6.16 becomes equivalent to that o f Fowler Nordheim

Tunneling and Pn is neglected. In the case o f FNT, electrons tunnel through a triangular
oxide barrier only. The distance, X n , electrons are injected into the nitride fo r the case o f
M FNT is given as:

k

-<t>2 ' ^ o x ^ o x )
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....(2 .6 .19 )

where £n and Sqx are relative dielectric constant fo r nitride and silicon dioxide,
respectively.
W hile using the proposed model to predict the MNOS behavior, Lundstrom et a l
found disagreement w ith the experimental results fo r low nitride fields and thin oxides.
Good agreement w ith experimental results was obtained w ith thicker oxides. The
disagreement at low nitride fields and thin oxide was attributed to extra current due to
direct tunneling o f electrons into the forbidden gap o f the nitride at low nitride fields.
This direct tunneling current o f electrons from the silicon conduction band into the
forbidden gap o f the nitride traps is not presents at high oxide voltage drops because the
traps are located below the silicon conduction bands. In the case o f thick oxide, oxide
repulsion is enough to in h ib it the excess current at low fields. This excess current is given
as follows:

J ^ = C ^ QXp {g ^ [ E ^ )

where Cn - 2.5 X 10’

.... (2.6.20)

A /m and G = 1.5 X 10’ (m/V)*^^. In summary, the follow ing key

points can be identified:
(i)

Extension to Lenzlinger et a l [10] current continuity model to predict MNOS
behavior was successfully demonstrated w ith the introduction o f M odified
Fowler Nordheim Tunneling for tunnel oxide thinner than 50 À.

(ii)

Disagreement between the model and the experiment fo r thin oxide at low
nitride fields was attributed to an excess current due to direct tunneling into
the forbidden gap nitride traps.
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De Salvo et al. [9] studied charge conduction through nitride/oxide dual-layer and
oxide/nitride/oxide tri-layer film s. Role o f each single layer dielectric in m ultilayer
structure conduction mechanism was studied by analyzing the experimental data. The
authors proposed that the current conduction through m ultilayer structures can be
described by convoluting current conduction mechanisms o f single-layer layer dielectrics.
The current continuity model proposed that the conduction o f electrons in
nitride/oxide dual-layer is from the interface trap states in the nitride forbidden gap
through the oxide into the silicon conduction band. This model assumes that a trap level
at the oxide/nitride interface is at an energy Ot (3.5 eV) below the conduction band o f the
silicon dioxide. Current emission from discrete traps can be calculated as follow s:

^ S iO - y - S iN

=

)

....(2.6.21)

where fo is the electron escape frequency, Nst is the trap density w ith the value

1 0 *^

/cm^,

and 0(O t) is the transmission coefficient o f the trap barrier. The transmission coefficient
is obtained from the W KB approximation as follow s:

exp

3hq

F

. . . . ( 2 .6 .22)

where mox is the effective mass o f electron in the oxide band gap, and F is the electric
field. Electron escape frequency, fo, can be obtained from the localization energy Eioc as:

34

R eproduced with permission of the copyright owner. Further reproduction prohibited without permission.

/ o = —^

where E,^^= ------- —

ft

w ith

cr

a« J—

2 m \ a )

....(2.6.23)

\ 7T

where a is the trap capture cross section area equal to 3 x 10'^^ cm^.
The continuity model does not account fo r the occupancy factor o f the trap which
leads to unreasonable direct tunneling transparency in equation

2 .6 . 2 1

-

22

, Jsi0 2 -siN, for

very thin tunnel oxide. To overcome this shortcoming o f the continuity model. De Salvo

et al. [9] proposed a two-step trap-assisted conduction mechanism. In the two-step trapassisted model, the rate o f change o f electron concentration in the traps can obtained as
follows:

dt

n (^~

f t ) ~ -^oft

.... (2.6.24)

where f is the probability o f occupation o f traps at the nitride/oxide interface, Jn is the
supplying current and the Jo is the emptying current. Under steady state condition when
ô(ft)/ôt =

0

, the occupancy probability ( f) , Jno nitride-oxide cu rre n t, tunnel oxide field

Fox, and nitride fie ld Fn can be found as follow s:

N

....(2 .6 .25 )

'I o

....(2.6.26)

(2.6.27)
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where equation 2.6.27 is obtained from Gauss’ s Law. In summary, the follow ing key
points can be identified:
(i)

Convolution o f single-layer dielectric current conduction mechanism is used
to formulate current conduction fo r m ulti-layer dielectric structures.

(ii)

The current continuity model takes into account the interface nitride/oxide
traps.

(iii)

Two-step trap-assisted model is proposed to account fo r the occupancy factor
o f the discrete traps.
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CHAPTER 3

PROPOSED M O DEL
3.1 M otivation fo r Research
Tan et al. [7] investigated hafnium aluminum oxide (H fA lO ) alloy as a possible
replacement o f H fO i high-K material in Silicon Oxide High-K Oxide Silicon (SOHOS)
FLASH devices. Specifically, follow ing two approaches were recommended to obtain
better performance:
(i)

Device 1: Replaee the nitride storage layer in SONOS w ith H fA lO high-K
dielectric material.

(ii)

Device 2: Replace the blocking oxide in SONOS w ith H fA lO high-K dielectric
material alloy.

H fA lO combines the advantages o f better charge storage at low programming voltages,
faster programming, and less over-erase o f H fO i and good charge-retention o f aluminum
oxide (A I2 O3). The second approach o f replacing the blocking oxide by H fA lO alloy
leads to increased voltage drop on the tunnel oxide due to higher dielectric constant o f
H fA lO . This increase on the tunnel oxide leads to higher current injection and hence
efficient program/erase processes. As it was explained in Chapter 2, injection currents
have exponential dependence on the electric field.
The model proposed in this thesis is used to obtain the threshold voltage shift vs.
program-time curves fo r the gate voltages used by Tan et al. [7] to conduct experiments
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on the two proposed devices denoted as device 1 and device 2. Moreover, threshold
voltage shift vs. program time curve for an intermediate gate voltage o f 8 V is obtained
and presented fo r device 2. The approach in developing the model is to relate the density
o f deep level traps in the nitride fo r device

2

as a function o f the voltage drop on the

tunnel oxide and nitride storage layer. The form ula presented fo r the density o f trap can
be used to get an estimate fo r the maximum threshold voltage shift fo r all types o f
SONOS type devices w ith high-K blocking oxide. The proposed model also provides an
indication fo r the location o f the nitride traps where m ajority o f the charges are stored.

3.2 Device Architecture and Fabrication
Devices that form the center o f this study were fabricated by Tan et al. [7]. A
schematic representation o f the architecture o f these devices is presented in Figure 3.2.1.
Tunnel oxide o f thickness 25 Â was therm ally grown at 800 °C over (100) p-type silicon
substrate. Silicon N itride was deposited using low pressure chemical vapor deposition
(LPCVD) w ith the thickness o f 60 Â fo r the SONOS type devices w ith high-K storage
layer and w ith the thickness o f 50 Â fo r the SONOS type devices w ith high-K blocking
oxide. Pure H fO i and A I2 O3 were deposited by atomic layer deposition (A LD ) fo r
SONOS type FLASH w ith high-K storage layer. The thickness o f the storage layer was
kept at 60 A fo r all SONOS type devices w ith high-K storage layer. For SONOS type
devices w ith high-K storage layer, H fA lO (H f 0 2 w ith 10% A I2 O3 concentration) film s
were deposited by metal organic chemical vapor deposition using a single cocktail
source. The blocking oxide w ith thickness 55 - 75 A was deposited using LPCVD. Pure
H f0 2 , A I 2 O3 , or H fA lO alloys (w ith 52% or 85% A I 2 O3 concentration) were deposited
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using A LD w ith the thickness o f 75 Â fo r the SONOS type devices w ith high-K blocking
oxide. H fN /TaN control gates were deposited using physical vapor deposition for all the
fabricated devices. A dditionally, all transistors underwent source/drain implantation
follow ed by activation anneal at 950 °C fo r 30 s. Transistors have the dimensions o f W/L
o f 100 pm/20 pm (IT is the gate w idth and L is the gate length) [7].
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device

( H it) ;) o,m (.VI;()j) n.52 /
( l i l t ) ; ) i).if(A l ; ( ) j ) a . n f !
A ijO j/ S iO j

n ’.S/l)

|i-sub

(a)

,— IIPOj/

architecture

w ith

either

Si3N 4/H fA 1 0 /H f 0 2 /A l2 0 3 storage layer, (b) SONOS device architecture w ith high-K
blocking oxide o f either Si0 2 /A l2 0 3 /H f 0 2 /(H f 0 2 )o.48 (A l2 0 3 )o,52/(H f 0 2 )o.i5 (A l2 0 3 )o.85 [7]

3.3 Model
The model presented in this thesis is based upon the “ current continuity” model
described b rie fly in Chapter 2 Section

6

. Lenzlinger et a l [10] stated that the FLASH

device does not work as memory i f the device is operated under steady state-conditions.
The condition for steady-state is that the total current into the nitride is equal to the
current leaving the nitride i.e. Jin = Jqut- Our model incorporates the inform ation
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regarding the trap cross section and trap density to build upon the existing current
continuity model to predict SONOS programming characteristics.
Sim ilar to the continuity model o f Lundstrbm et al. [12], nitride current conduction
due to Poole-Frenkel emission is ignored due to the facts that large activation energy is
required fo r the electrons to free themselves from the traps and the existence o f
unfavorable electric fie ld conditions. The fact that nitride has deep level charge storage
traps has been w idely reported [ 6 , 29 - 30]. Low electric fie ld “ ohmic” current
component o f the nitride current is also ignored sim ply because large gate voltages are
used for programming. Moreover, the effects o f gate current are ignored because it is
assumed that the blocking oxides are thick enough to prevent tunneling o f electrons from
the nitride into the gate.
Feeding current for the model are based on the electron lim ited oxide tunnel currents
namely, FNT, DT and M FNT. A ll the traps are assumed to be neutral. Also, the
assumption that a trap can only be occupied by one electron is made. Based on this
assumption, the model is used to find the density o f occupied traps as a function o f
conduction band potential energy difference between the silicon substrate, near
silicon/tunnel oxide interface, and the silicon nitride, near nitride/blocking oxide
interface, under applied gate bias. The model also predicts the location o f the traps,
interface or nitride bulk, where the charges are stored.
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3.3.1 Electrostatics

Gate

BO

Storage

TO

P-SI

Layer

I

Eg

Figure 3.3.1.1: A schematic band diagram depicting SONOS fla t band condition

The electrostatic calculation fo r the SONOS device is rather simple and is based on
the w ell known MOS theory [2, 18]. “ Flat Band” condition is defined under which there
is no voltage drop on any o f the materials in the SONOS structure as depicted in Figure
3.3.1.1. For p-Silicon substrate, fla t hand voltage, V fb, can he calculated by energy
balance o f the band diagram as follow s:

V fb — [$M - (0B + Fg/ 2 + OF)]/q

....(3 .3 .1.1 )

where q is the charge o f electron, O m is the potential energy barrier seen by the electrons
in the conduction band o f the control gate, O b is the Si/SiOz electron barrier, F . is the
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silicon band gap, O f is the potential related to the Fermi level =

^ in

where k is
V ", /V

the Boltzmann constant, N a is the p-Si substrate doping, and n, is the intrinsic carrier
concentration. When a positive gate voltage is applied to the structure, an inversion layer
is formed under the tunnel oxide. The probability o f electrons tunneling from the silicon
substrate is obtained using the W KB approximation as discussed in Chapter 2 Section
3.2.

Gate

BO

ST

TO

P-Si

Fox

8 0 = Blocking Oxide
ST = Storage Layer
TO = Tunnel Oxide
t represents ttiickness

Figure 3.3.1.2: A sehematic band diagram depicting positive gate voltage band bending
for SONOS structure

Electrons tunnel from the inversion layer at the Si/SiOz interfaee to the storage layer
fo r the voltages used to program the FLASH memory. Total voltage drop on the oxide
can be obtained from the energy balance equation as follow s:
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+ V^b(P'i)

....(3.3.1.2)

where Vg is the applied gate voltage. Vox is the voltage drop on the dielectric layers, and
\|/b(Fj) is the silicon substrate band bending due the electric fie ld on the tunnel oxide F,.
These quantities are represented p icto ria lly in Figure 3.3.1.2. Combining equations
3.3.1.1 & 3.3.1.2, equation 3.3.1.2 can be rewritten as [26]:

....(3.3.1.3)

~^0X +

Electric fie ld (Fox) can be calculated using the above equation as:

^ o x = -------------- ------------------

....(3.3.1.4)

eg

In equation 3.3.1.4, teq is the equivalent oxide thickness which is given by

^ox , .
+

^ox , #
+

^ox

^ BO

^S T

^TO

....(3.3.1.5)

where subscript tgo, tsT, txo, and tox represents the thickness o f the blocking oxide,
storage layer, tunnel oxide, and silicon dioxide, respectively whereas, sbo, Est, Eto, and
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Sox represents the relative dielectric constants fo r the blocking oxide, storage layer,
tunnel oxide, and silicon dioxide, respectively.
The fie ld (Fox) is calculated once during the in itia l electrostatic calculations o f the
structure under applied bias. The same fie ld is used to calculate the tunnel current
densities as it is assumed that the traps are isolated and that the traps do not interact w ith
each other. Furthermore, a restriction o f single occupancy for traps, i.e., only one electron
can occupy a trap, is placed. In other words, electron tunneling and storage is allowed
only when empty traps in the storage layer are available and, the electric fie ld fo r empty
traps is favorable fo r occupancy. Spatial energy band diagrams for device 1, under fla t
band condition, w ith (a) silicon nitride, (b) hafnium aluminum oxide, and (c) aluminum
oxide storage layer are shown in Figure 3.3.1.3.

HfN
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SUNi
P-SI
SiO:
I I cV

3 7eV
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SiiDü
SlCb
HiAlO
p-Si
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37eV
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T
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«

AlzCb
^61
8%

lP.3eV
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j lev

3. lev

i.iev
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4.6oV

4.6eV

2.6eV
l.3eV
!0.3eV
(b )

(C)

Figure 3.3.1.3: Spatial energy band diagrams depicting fla t band condition fo r SONOS
device w ith (a) SiaN4 , (b) H fA lO , and (c) A I2 O3 storage layer [7]
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3.3.2 Current Tunneling
Electron tunneling from the p-Si substrate into the storage layer forms the current
used in programming the FLASH cell. As explained in Chapter 2, tunneling depends on
the distribution o f the occupied states in the injected material, and on the shape, height
and w idth o f the potential energy barrier [2, 3, 5, 13]. Probability o f carrier tunneling is
calculated using the W KB approximation. The spatial dependence o f the oxide barrier
seen by the electrons in the conduction band o f the substrate heavily depends upon the
voltage drop on the tunnel oxide. Voltage drop on the tunnel oxide, V jo , can be found
using the oxide electric field. Fox, and the thickness o f the tunnel oxide, tjo , as:

^To ~ ^ox^TO

.... (3.3.2.1)

Follow ing are the three cases o f turmeling which depends upon the voltage drop on
the tunnel oxide:
(i)

V to > d>B: Fowler Nordheim Tunneling

(ii)

(O b - Os) < V tq < O b : D irect Turmeling

(h i)

[O b - (Os + O ;)] < V tq < (O b - Os): M odified Fowler Nordheim Turmeling
where O i is the voltage drop on the nitride.

A general expression for quantum mechanical turmeling current density, J, can be
obtained by using an independent electron approximation and an elastic turmeling
process. The current density, J, for a parabolic dispersion relation w ith transversal energy
component. Et, and effective electron mass, mt is given by [27]:
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Anqm^
J =

] d E \d E ,T ,{ E ,E ,)
0

0

where E is measured from the Si conduction band edge at the Si/SiOz interface and
represents the kinetic energy o f the tunneling electron, and Tt is the tunneling
transmission probability calculated using the W KB approximation and is given by [27]:

7 ]( E ,A :J = e x p - 2 ' ^ k ^ ^ { E , k ^ , x ) d x

....(3 .3 .2.3 )

where kox is the imaginary part o f the complex electron wave vector o f the tunneling
electron, x i is the distance from the S i/S iO i interface to the classical turning point, and kt
is the transversal component o f the tunneling electron wave vector. Equations 3.3.2.2 &
3.3.2.3 can be used to obtain the current density equations for FNT, DT, and M FNT for
different cases o f classical turning point, x i, as follow s [ 8 , 27]:

J FNT

^

J

dt

-

~

- F ie x p

Snh{q(l)B)mo

....(3.3.2.4)

\

exp

1V

rs

y
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(3.3.2.6 )

where q is the charge o f a single electron, O b is the energy barrier between Si-SiOz
interface, h is the Planck’s constant. Fox is the electric fie ld on the oxide, nio is the mass
o f free electron, mox is the effective mass o f electron in SiOz,

V tq

is the voltage drop on

the tunnel oxide, msr is the effective mass o f electron in the storage layer, sst and Eqx are
the dielectric constants o f the storage layer and the oxide, respectively, and A and B are

constants given as A =

and B = —

^ ox(‘1^ b ) ^ respectively. FNT, DT,
3qh

and M FNT mechanisms are shown in Figures 3.3.2.1 and 3.3.2.2.

FN T; VVo ^

ST

TO

P-Si

IO

b

Jn-rr

Figure 3.3.2.2: Schematic energy band diagrams depicting FNT for classical turning point
x i [8]
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Figure 3.3.2.3: Schematic energy band diagrams depicting (i) DT, and (ii) M FN T for
classical turning point x i [ 8 ]

3.3.3 Threshold Voltage S hift
Current density expressions given by equations (3.3.2.4 - 3.3.2.6 ) from Section 3.3.2 are
integrated over tim e to find the amount o f charges stored per unit area during a
programming step. The differential accumulated charge density, AQi, in a differential
tim e. At, is given by:

AQ, = A vA zzW
?

2

> a;

.... (3.3.3.1)

where Jin is the either FNT, or DT, or M FNT, NTi(t) is the net density o f available traps
per unit area, ot is the area o f the trap, and q is the charge o f a single electron.
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Number o f charges stored is calculated for each tim e step and then added into the
total stored charges from the previous time steps o f the program cycle. In other words,
Qtot(t) = Qtot(t - At) + AQi. Simultaneously, the number o f charges stored, Qtot(t), for the

programming time is subtracted from the available density o f traps. The balanced density
o f available traps per unit area is used as NriCt + At) fo r the next tim e step. This process is
repeated u ntil, either a ll the traps are occupied or the programming tim e runs out. The
threshold voltage shift, A V th defined as the difference between the instantaneous
threshold voltage and the in itia l threshold voltage, due to stored charges is calculated for
each time step as follow s [19]:

/
F

‘i Q .o .i O

''BO
’ ox

%

■80

V

A

F

0

t

I

f

o x

Fr

....(3.3.3.2)

’ST y

where Qtot(t) is the total charge including the charges from all the previous tim e step and
current tim e step summed up together. Values fo r AViH(t) can be plotted against
programming tim e fo r different gate voltages to predict/confirm FLASH programming
behavior.

3.3.4 Relative Dielectric Constant
Note that the current density, electrostatic, and the threshold voltage shift depend on
the dielectric constant o f the tunnel oxide, the storage layer, and the blocking oxide.
Values fo r the relative dielectric constants o f various materials used in our research are
reported in Table 3.3.4.1. D ielectric constant values fo r Silicon N itride, Hafnium Oxide,
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and Alum inum Oxide have been w idely reported [7 - 8 , 18]. The dielectric constant used
fo r Si3N 4 (7.5) is close to the reported values. To calculate the dielectric constants for
H afiiium Alum inum Oxide alloys, follow ing weighted sum form ula is used;

)+ y { £ j, o )

•HfAlO

....(3 .3 .4.1 )

where x and y denotes the percentage o f HfOz and A I2 O 3 in the H fA lO alloy,
respectively.

Table 3.3.4.1 ; D ielectric constants for the material used in our study
M aterial
Si
SiOz
Si3N4
A I 2O 3
HfOz

Relative dielectric constant
1 1 .8

3.9
7.5
9
25
23.4
16.68
11.4

H fA lO 10% Aluminum Oxide
HfA10$2% Aluminum Oxide
H fA 1 0 g5%Aluminum Oxide
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CHAPTER 4

RESULTS AN D DISCUSSION
4.1 Introduction
In this chapter, the procedure for obtaining the programming characteristics fo r
SONOS type devices proposed by Tan et al. [7] is presented. Results obtained for several
different SONOS type structures w ith various storage and blocking dielectrics are
presented and compared w ith the experimental results provided by Tan et al [7]. Based
on the results, trap density in silicon nitride is modeled as a function o f energy. A ll results
are discussed in the lig h t o f available physical insight.

4.2 Procedure
To model the programming characteristics o f the SONOS device, the electrostatics
are calculated firs t fo r the fla t band condition and for the case when a gate voltage is
applied to program the device using equations 3.3.1.1 & 3.3.1.3 from Section 3.3,
respectively. Along w ith the inform ation o f applied gate voltage, silicon substrate band
banding, fla t band voltage, and equivalent oxide thickness, the electrostatic condition fo r
the device under applied bias can be used to determine the electric fie ld over the OxideStorage Layer-Oxide (OSO) structure from equations 3.3.1.4 & 3.3.1.5. The tunnel oxide
voltage drop is a function o f the OSO stack electric field and is given by equation 3.3.2.1.
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Tunnel oxide voltage drop is needed to determine the classical turning point, Xi, in the
tunneling transmission probability, Tt, obtained from the W KB approximation (equation
33.2.3). Hence, the voltage drop on the tunnel oxide determines the shape o f the tuim el
oxide barrier seen by the electrons in the conduction band o f the silicon substrate
(inversion channel at the Si/SiOz interface) and the type o f quantum mechanical
tunneling, i.e., Fowler Nordheim Turmeling or D irect Turmeling.
To distinguish between the D irect Turmeling and M odified Fowler Nordheim
Turmeling, the voltage drop on the storage layer is also required. The storage layer
voltage drop,

oxide as

0

%
, can be obtained in a sim ilar m armer to the voltage drop on the turmel

where tsr is the thickness o f the storage layer, and Sox and

Sst are the relative dielectric constants fo r the turmel oxide and the storage layer,
respectively. The conditions fo r M FN T and D T are described in Chapter 3 Section 3.
Equation 3.3.3.1 gives the accumulated charge, AQi, in the storage layer for a chosen
time step (10'^ s - 10'^s) during programming cycle. Accumulated charge depends on the
turmeling current density, J, and the current density equations can be found from
equations 3.3.2.4 - 3.3.2.6 fo r FNT, DT, or M FNT, respectively. The shift from the
nominal threshold voltage, A V th , o f the device is a fim ction o f the total accumulated
charge, Qtot(t), and is described in equation 3.3.3.2. The shift in the threshold voltage,
obtained from our model, is plotted against the programming time along w ith the
experimental results o f Tan et al. [7]. The density o f traps, N ti, in equation 3.3.3.1 is used
as a fittin g parameter in the model. The value fo r the density o f traps is obtained using the
final/saturation value fo r the threshold voltage shift from Tan et al. experimental results
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and the equation 3.3.3.2. AV th saturates once all the available traps, corresponding to the
programming gate voltage, in the storage layer are occupied by electrons.

4.3 Effect o f Storage Layer on Programming E fficiency o f SONOS FLASH
The architecture o f the structures used to study the effect o f replacing the traditional
silicon nitride storage layer in SONOS FLASH, w ith high-K dielectrics, on the
programming efficiency, is shown in Figure 4.3.1. The thickness o f the tunnel oxide,
storage layer, and blocking oxide are kept constant at 2.5 nm,

6

nm, and 5.5 nm,

respectively.

55 A

25 A

n S/I)

Figure 4.3.1 : A schematic representation fo r the architecture o f SONOS type devices w ith
various storage layers, namely SisN4 , A I 2 O3 , and H fA lO [7]

Density o f traps in the storage layer is used as a fittin g parameter in the model. The
number o f traps fo r each material is obtained from the saturated/final value fo r the
threshold voltage in the experimental data. For the SONOS device w ith SisN4 as the
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storage layer, the value fo r Ob (Si/SiOa conduction band potential barrier) and Os
(Si3N 4/S i0 2 conduction band potential barrier) are taken to be 3.0 eV and 1.2 eV,
respectively. The values used fo r the potential barriers in our model fits w ell w ith the
reported values o f 3.1 eV and 1.1 eV fo r Og and Os, respectively [7]. The density o f
available traps, N ti, in Si3N4 for charge storage (1.75x10*^ m'^) compares w ell w ith the
value o f interface trap density o f 10^^ m'^ reported in the literature [9]. Large trap capture
cross section area o f

1 0 '*^

m^ is used and the value compares w ell w ith the reported one

by Yang et al. [22].
For SONOS w ith A I 2 O3 storage layer, Og is taken to be equal to 2.75eV and Os
(A 1 2 0 3 /S 1 0 2 electron potential barrier) to be equal to 0.4 eV. The reported value fo r Og
and Os for A I2 O3 case, by Tan et al. [7], are 3.1 eV and 0.4 eV, respectively. Trap density
o f l.lx lO '^ m'^ and trap cross section area o f 10'^^ m^ used fo r A I 2 O3 storage layer are
w ell below the maximum trap density 3.2x10^^ m'^ and 9.3x10'^^ m^ reported by O rtiz et

al. [20]. Large trap cross section area is used to allow fo r good charge retention behavior
shown by A I2 O3 [7, 12].
For the H fA lO storage layer SONOS devices, 3.1 eV and 1.47 eV values, reported by
Tan et al. [7], are used for Og and Os (H fA 1 0 /S i0 2 electron potential barrier),
respectively. Trap density o f 5.97x16 m'^ is used and it compares w ell w ith the reported
value o f 10*^ m'^ fo r H f 0 2 (H fA lO has 90% H f0 2 ) [ 6 ]. Small capture cross section o f 10'
m^ for electrons is used sim ilar to small cross section area fo r holes reported by Y ousif

et al. [2 1 ] fo r hafnium oxide case.
Effective mass o f electron in the oxide, mox, is kept constant fo r a ll devices at 0 .28mo,
mo is the mass o f electron in free space, and is close to the value 0.29mo reported by
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Depas et al. [27]. The constants used in our model such as, Si/SiO i conduction band
barrier (Og), storage layer/silicon dioxide conduction band barrier (Os), effective mass o f
electron in oxide (mox), effective mass o f electron in storage layer (m gj, fitted density o f
traps

(N

t i) ,

and trap cross section area (o), used in the model are listed in Table 4.3.1.

Table 4.3.1: List o f parameters used in the model to study SONOS programming
characteristics w ith various storage layers.
Storage
Layer
H fA lO
Si3N4
A 1203

Og (eV)

0s (eV)

ITlox

nist

N ti (m ^)

3.1

1.47

0.28 mo
0.28 mo
0.28 mo

0.28 mo
0.28 mo
0.28 mo

5.97E±16
1.75E±16
1.10E±16

1 .0

1 .2

2.75

0.4

0

(m^)

l.OOE-18
l.OOE-17
l.OOE-16

The programming characteristics o f the SONOS type devices w ith three different
storage layers, namely hafiiium aluminum oxide, silicon nitride, and aluminum oxide are
shown in Figure 4.3.2. The data fo r the shift in threshold voltage as a fim ction o f program
tim e, obtained from the model, is plotted among the experimental results provided by Tan

et al. [7]. The agreement between the results from the model and the experimental data
fo r Si]N 4 , A I 2 O3 , and H fA lO are w ithin ±20%, ±28%, and ±24%, respectively. H afiiium
aluminum oxide alloy (m ixture o f 90 % H f 0 2 and 10 % A I2 O3) shows the fastest
programming speed among the three storage layers. Relatively higher dielectric constant,
K,

value fo r H fA lO o f 23.4, leads to smaller voltage drop on the storage dielectric and

hence increased electric fie ld on the tunnel-oxide. Increased electric fields, translates to
higher injection current density and hence better programming efficiency. Combined w ith
large high energy trap density, the threshold voltage shift obtained by using H f0 2 is
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greater than fo r the case o f S13N 4 under same applied gate bias. Even though the dielectric
constant for AI2O3 ( 9) is greater than that o f Si3N4 ( 7 .5), the threshold voltage shift is
smaller fo r AI2O3 because the trap density is suspected to be low [12]. The discrepancy
between the threshold voltage saturation tim e from the model and the experimental data
can be attributed to the fact that the reverse/de-trapping current from AI2O3 is ignored. It
can be concluded that Tan et al. [7] successfully showed that H fA lO can be a possible
replacement fo r S13N 4 in SONOS devices, fo r lower programming voltages, alleviating
the need fo r smaller tunnel oxide thickness to increase performance.

10

Time (s)
Figure 4.3.2: Programming characteristics (AVth(t) vs. program tim e) o f SONOS FLASH
w ith storage layer (i) H fA lO , (ii) SisN4 , and (iii) A I 2 O3
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4.4 Effect o f High-K Dielectric Blocking Oxide and Gate Voltage on the Programming
Efficiency o f the SONOS FLASH
The architecture o f the structures used to study the effect o f replacing the traditional
silicon dioxide blocking dielectric in SONOS FLASH w ith high-K dielectrics, on the
programming efficiency, is shown in Figure 4.4.1. The thickness o f the tunnel oxide,
storage layer, and blocking oxide are kept constant at 2.5 nm, 5.0 nm, and 7.5 nm,
respectively. Transient programming characteristics o f the SONOS devices are studied at
three gate biases, Vg - Vg, = 6 V , 7V, and 9V.

I aN l'aie

HfS gate
75 A

l l l t H 'k i n »

50 A

S:y\4

15T
n S/1)

“ STOT

iixiilc

U

H IT),/

,)_4s(AI>03> H.5;/
1 (UK):) u.i5(AI*Oj) ,i.W
I

A l;O j/S iO :

n S/I)
|>-NUl>

L

Figure 4.4.1 : A schematic representation fo r the architecture o f SONOS type devices w ith
various blocking oxides, namely SiO i, AI2O3, H f 0 2 , H fA lO

(w ith

15% H f 0 2

concentration), and H fA lO (w ith 48% H f0 2 concentration) [7]

Similar to the case o f SONOS devices with high-K storage dielectrics, the density o f
traps in Si 3N 4, storage layer, for SONOS type devices with high-K blocking oxides is used
as a fitting parameter to generate the threshold voltage shift vs. program time curves. The
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number o f traps for each device structure is obtained from the saturated/final value p f the
threshold voltage reported in the experimental data by Tan et al. [7], The density o f
available traps,

N

t i,

in Si3N 4 ranges from 4.2x10^^ m'^, for SiOz blocking oxide case

under gate bias, Vg - Vfb, o f 6 V , to 1.25x1017 m'^, fo r HfOz blocking oxide case under
gate bias, V g - Vfb, o f 9 V . N ti fo r 9 V HfOz case is one order magnitude greater than the
reported value o f interface trap density (10^^ m‘^) fo r Si3N 4/S i0 2 [9 ]. This leads to the
speculation that the bulk traps in the nitride at different energy levels, and not the
interface states, play dominant role o f charge storage.
The value fo r 0g (Si/Si0 2 conduction band potential barrier) and Os (Si3N 4/S i0 2
conduction band potential barrier) are taken to be equal to the reported value, by Tan et

al. [7], o f 3.1 eV and 1.1 eV, respectively. Large capture cross section area fo r nitride
traps, reported by Yang et al.

[2 2 ],

w ith the value o f 5x10'*^ m^ is used to model the

programming behavior. Effective mass o f electron in oxide, mox, ranges from 0.28mo 0.32rrio (m o

0 .3 6 m o

is the mass o f electron in free space) and fits w ell the values o f

reported by Depas et al.

[2 7 ] .

0 .2 9 m o -

Model parameters such as, Si/Si0 2 conduction band

barrier Og, storage Iayer/Si0 2 conduction band barrier Os, effective mass o f electron in
oxide (mox), effective mass o f electron in storage layer (m^J, and trap cross section area
(a) are listed in Table 4.4.1.
Tan et al. [7] proposed the idea o f replacing the blocking oxide in the ONO stack
w ith a high-K material to increase programming efficiency and lowering operating
voltages w ithout decreasing the tunnel-oxide thickness. These devices have tremendous
commercial potential and provide good re lia b ility by m inim izing defects associated w ith
ultra-thin oxides because the need to scale tunnel oxide can be m inim ized. Results,
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AVth(t) vs. program tim e, obtained from our model and Tan et al. experiments are shown
in Figures 4.4.2 - 4.4.6 fo r the cases o f SiO i, A I2 O 3 , H fO i, H fA lO (w ith 15% H fO i
cone.), and H fA lO (w ith 48% H fO i cone.) blocking oxide, respectively.

Table 4.4.1: L ist o f parameters used in the model to study SONOS programming
characteristics w ith highBlocking Oxide
SiOz
A I 2 O3
HfOz
H fA lO (15% HfOz)
H fA lO (48% HfOz)

k

blocking oxide.

0B (eV)
3.1
3.1
3.1
3.1
3.1

Os (eV)
1 .1
1 .1
1 .1
1 .1
1 .1

mox/mo
0.31
0.28
0.31
0.28
0.30

mst/mo
0.31
0.28
0.31
0.28
0.30

o(m ^)
5.00E-17
5.00E-17
5.00E-17
5.00E-17
5.00E-17

3V

1.4

, 0.8

^

0.6

0.4
0.2

T im e (s)

Figure 4.4.2: Programming transients (AVth(t) vs. program tim e) for SONOS device w ith
SiO i blocking oxide o f thickness 7.5 nm for Vg - V * = 6 V , 7V, and 9V
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Figure 4.4.3 : Programming transients (AVth(t) vs. program tim e) fo r SONOS type device
w ith A I 2 O3 blocking oxide o f thickness 7.5 nm fo r Vg - Vfb = 6 V , 7V, and 9V

25

o

:?1.5

OS

Time (s)

Figure 4.4.4: Programming transients (AVfh(t) vs. program time) fo r SONOS type device
w ith H fO ] blocking oxide o f thickness 7.5 nm fo r Vg - Vfb = 6 V , 7V, and 9V
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Time (s)

Figure 4.4.5: Programming transients (AVth(t) vs. program tim e) fo r SONOS type device
w ith H fA lO i50/„HfO2 blocking oxide o f thickness 7.5 nm for Vg - Vfb = 6 V , 7V, and 9V

2.5

TV

o

6V

0.5

10 Time (s)

Figure 4.4.6: Programming transients (AVth(t) vs. program tim e) fo r SONOS type device
w ith H fA 1 0 4 8 %Hf0 2 blocking oxide o f thickness 7.5 nm for Vg - Vfb = 6 V , 7V, and 9V
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Higher value o f the threshold voltage shift can be observed in each cases o f blocking
oxide from Figure 4.4.2 - 4.4.6 fo r higher programming gate voltages, ranging from

6V

-

9V. Higher gate voltages leads to increased voltage drop on the OSO stack. The threshold
voltage shift saturates at a higher value because as the voltage drop on the storage layer
increases, the number o f traps at higher energy levels, fo r charge storage, also increases.
This holds true regardless o f the blocking oxide material. Moreover, the results obtained
from the model also indicate that the program tim e required to reach saturation o f
threshold voltage shift also decreases w ith higher programming voltages. This again can
be attributed to higher current densities fo r higher gate biases which lead to faster
occupation o f available traps in the storage layer.
The effects o f using high-K blocking oxide can also be observed from Figure 4.4.2 4.4.6. For low programming voltage o f

6 V,

HfOz case shows the best programming

efficiency. Considering from the electrostatic perspective, high-K blocking oxide reduces
the voltage drop on the blocking oxide w hile simultaneously increasing the voltage drops
on the tunnel oxide and the nitride. Increase in tunnel oxide voltage drop translates to
higher electric fie ld on the tunnel oxide and thus, increased tunnel density because
turmeling current densities exhibit an exponential dependence on the turmel oxide electric
field. However, fo r higher programming voltages, Vg - Vfb greater than 7V, the shift in
threshold voltage relatively decreases w ith higher concentration o f HfOz. This decrease in
performance can be attributed to increased electron turmeling from the storage layer
through the blocking oxide (Si3N 4 —>• blocking oxide). The band offset between the
silicon nitride storage layer and the blocking oxide decreases proportionally as the
concentration o f H f0 2 is increased in the H fA lO alloy [7, 28]. Smaller band offsets can
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lead to high leakage current at high program voltages because electrons see a thinner
blocking oxide barrier. This charge loss due to leakage current results in less efficient
programming fo r SONOS w ith high H fO i concentration blocking oxides. From Figure
4.4.2 - 4.4.6, it can be inferred that using high-K blocking oxide can significantly increase
the programming speed/efficiency o f SONOS especially, for low programming voltages.
The agreement between the results obtained from the model and the experimental results
o f Tan et al. fo r the SiO i blocking dielectric are w ithin ±20% except fo r the case o f 7V
gate bias where at program time instance IC'^s the error is -75%. The correlation between
the model and the experimental results o f Tan et al. fo r the SONOS structures w ith
A I2O 3 , H f0 2 , H fA lO 15%Hf0 2 , and H fA 1 0 4 g%Hf0 2 blocking oxide are w ithin ±15%, ±9%,
±23.5%, and ±23.5%, respectively.

4.5 Dependence o f Trap Density in Silicon N itride on Energy tmder Applied Gate Bias
From the experimental data provided by Tan et al. [7], it can be observed that the
shift in the threshold voltage saturates at higher voltages as the programming gate
voltages are increased. It would be interesting to investigate the impact o f higher turmel
oxide and silicon nitride storage layer voltage drops, due to high-K blocking oxide, on the
density o f traps. Density o f traps is used as fittin g parameter in our model. Density o f
traps determines the total amount o f charge that accumulates in the storage layer and
hence, the fin a l value o f the threshold voltage shifts.
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Figure 4.5.1: A schematic spatial energy band diagram depicting conduction band energy
differences under applied bias

To understand the relation between the saturation o f threshold voltage and the applied
gate voltage, the density o f traps is plotted against the potential energy difference
between the conduction band edge at the Si/SiOa interface (tunnel oxide side) and the
Si0 2 /Si3N 4 interface (control oxide side) fo r gate voltages o f interest. Furthermore, it
would be interesting to study the impact, i f any; different blocking oxides have on the
density o f traps. The spatial energy band diagram fo r SONOS type device w ith high-K
blocking oxide under applied gate bias is shown in Figure 4.5.1. The potential energy
difference between the conduction band edges, the Si/SiO i interface and the blocking
Si0 2 /Si3N 4 , denoted as Ediff can be calculated as follow s:

+ A x) ~

.... (4.5.1)

where Ob is the Si/Si0 2 conduction band electron energy barrier. Os is the Si3N 4/S i0 2
conduction band electron energy barrier, Oox is the tunnel oxide conduction band energy
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difference from the Si0 2 /Si interface to the SisN^SiO: interface due to stored electron in
the SisN4 ,

0

st is the silicon nitride conduction band energy difference from the (tunnel

oxide) Si3N 4/S i0 2 to the (control oxide) Si3N 4/S i0 2 interface.
The values for Ediff and the density o f traps, N n, used to model the programming
behavior o f SONOS type devices w ith high-x blocking oxide proposed by Tan et al. [7]
are listed in Table 4.5.1. Density o f nitride traps is plotted against Ediff in Figure 4.5.2 for
all programming cases o f the studied blocking oxides. A linear curve fittin g on the data
yields a correlation o f 97.9%. The linear approximation fo r the density o f traps, N ti (m‘^),
as a function o f Ediff (eV) is given as:

N ti = (3x10*^) Ed,ff

.... (4.5.2)

1.60E+17
M 1.40E+17
y = 3E+16X
= 0.9789

1.20E+17
1.00E+17
8.00E+16
6.00E+16
4.00E+16
2.00E+16
O.OOE+00

Energy difference, Ediff, (eV)

Figure 4.5.2: Density o f traps,

N

ti

(m'^), vs. energy difference, Ediff (eV), for all the

investigated blocking oxide dielectrics and a linear approximation

65

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

Table 4.5.1; A comparison o f the density o f traps, N ji, obtained from the model with the
densities obtained from the linear approximation given by equation 4.5.2. N ji is
calculated as a function o f Ediff for all cases o f blocking oxide including Si 0 2 ,

A I2 O 3 ,

Hf0 2 , HfA 1 0 i 5o/„HfD2, and HfA 104 g%Hf02 and programming voltages o f 6 V, 7V, and 9V
Blocking
Oxide
SiOz

AI2O3

HfÜ 2

HfAlO
(15%6
HfÜ 2)
HfAlO
(48%
HfOz)

Vg

V fb
(V )

Ediff

Nximod ( m

(eV)

Model

)

(m'^)
Linear
Approximation
N îiapp

Fitting Error
100x(N Tlapp Nximod)/ Nxiapp

6

0 .1 3 9 2

1 .0 7 E + 1 5

4 .1 7 6 E + 1 5

7

0 .5 4 3 9

5 .3 4 E + 1 5

1 .6 3 2 E + 1 6

290.28 %
205^6% ,

9

1 .3 5 3

3 .6 7 E + 1 6

4 .0 5 9 E + 1 6

1 0 .6 0 %

6

1 .2 2 8

3 .8 7 E + 1 6

3 .6 8 4 E + 1 6

-4 .8 1 %

7

1.839

6 .5 6 E + 1 6

5 .5 1 7 E + 1 6

-1 5 .9 0 %

9

3 .0 6

1 .0 9 E + 1 7

9 .1 8 E + 1 6

-1 5 .7 8 %

6

2.299

6 .8 7 E + 1 6

6 .8 9 7 E + 1 6

0J994

7

3 .1 1 2

1 .0 2 E + 1 7

9 .3 3 6 E + 1 6

- 8 .4 7 %

9

4 .7 3 9

1 .4 5 E + 1 7

1 .4 2 2 E + 1 7

6

1 .5 1 6

4 .5 9 E + 1 6

4 .5 4 8 E + 1 6

7

2 .1 8 1

7 .0 6 E + 1 6

6 .5 4 3 E + 1 6

-1.95%
-0.92 %
-7.32 %

9

3 .5 1 2

1 .1 4 E + 1 7

1 .0 5 4 E + 1 7

- 7 .5 8 %

6

1 .9 3 3

5 .2 0 E + 1 6

5 .7 9 9 E + 1 6

1 1 .5 2 %

7

2 .6 7 7

8 .3 7 E + 1 6

8 .0 3 1 E + 1 6

- 4 .0 5 %

9

4 .1 6 5

1 .3 6 E + 1 7

1 .2 5 E + 1 7

-8 .1 3 %

The linear fit in Figure 4.5.2 indicates that the blocking oxide affects the electrostatic
o f the SONOS type devices only. In other words, it can be concluded that the tunneled
charges are stored in the bulk deep level nitride traps and the interface between the
silicon nitride and high-K blocking oxide plays an insignificant role in providing trap
centers for charge storage. Results, AVth(t) vs. program time, obtained from the linear fit
o f equation 4.5.2 for density o f traps in silicon nitride and the experiments, from Tan et

al, for programming gate voltages, Vg - Vn, o f 6 V, 7V, and 9V, are shown in Figures
4.5.3 - 4.5.6 for the cases o f AI2O3, HfÛ 2, HfAlO (with 15% Hf0 2 concentration), and
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H fA lO (w ith 48% H fÜ 2 concentration) blocking oxide, respectively. 810% blocking oxide
case is ignored because the error in determining the density o f traps by the linear
approximation is large (Table 4.5.1). Reason fo r this large error could be attributed to the
interface between Si0 2 /S i3N 4 . Since both the nitride and oxide are silicon based materials
it may be possible that the interaction between the two materials at lower programming
voltage leads to interface traps being the dominant place fo r charge storage. A
comparison between the final threshold voltage shifts obtained using the linear
approximation equation and the shifts obtained from the experimental results is provided
in Table 4.5.2. The maximum error in predicting the threshold voltage shift saturation
using linear approximation is w ithin ± 16%.

9V

2.5
>
CD

M
I

0.5

T im e (s)

Figure 4.5.3:

Programming transients (AVth(t) vs. program tim e) fo r SONOS type

devices, obtained using linear approximation fo r density o f traps in silicon nitride, w ith
A I2 O3 blocking oxide o f thickness 7.5 nm fo r Vg -

= 6 V, 7V, and 9V
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Figure 4.5.4: Programming transients (AVth(t) vs. program tim e) fo r SONOS type
devices, obtained using linear approximation for density o f traps in silicon nitride, w ith
H fO i blocking oxide o f thickness 7.5 nm fo r Vg - V a = 6 V , 7V, and 9V
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Figure 4.5.5: Programming transients (AVth(t) vs. program tim e) fo r SONOS type
devices, obtained using linear approximation for density o f traps in silicon nitride, w ith
H fA lO is%Hf0 2 blocking oxide o f thickness 7.5 nm for Vg - Vfb = 6 V , 7V, and 9V
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Time fs)

Figure 4.5.6: Programming transients (AVth(t) vs. program tim e) for SONOS type
devices, obtained using linear approximation for density o f traps in silicon nitride, w ith
H fA 1 0 4 8 %HfO2 blocking oxide o f thickness 7.5 nm fo r Vg - Vfb = 6 V , 7V, and 9V

The model can be used along w ith the linear approximation equation given by
equation 4.5.2 to predict the programming transients fo r the SONOS devices w ith high-K
blocking oxides fo r the programming voltage, Vg - Vfb, o f 8 V. The energy difference,
Ediff, required in the density o f traps equation 4.5.2 can be found by follow ing the
procedure for electrostatics calculation described in Section 4.1. The programming
behavior fo r SONOS type devices w ith high-K blocking oxides fo r programming voltage
o f 8 V is shown in Figure 4.5.7. The thickness o f the blocking oxide is kept constant at 7.5
nm.
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Figure 4.5.7: Programming transients (AVth(t) vs. program tim e) fo r blocking oxides
A I2 O3 , HfOz, H fA 1 0 i 5o/„ Hf0 2 , and H fA 1 0 4 8 %Hf0 2 at program voltage o f Vg - V a = 8 V

Table 4.5.2: A comparison between the fin a l value o f threshold voltage shifts from the
experimental results w ith the shifts obtained from the model w ith linear approximation fit
fo r blocking oxides A I 2 O3 , H f0 2 , H fA 1 0 i 5%Hf0 2 , and H fA 1 0 4 g% Hf0 2 and programming
voltages o f 6 V, 7V, and 9V.
Blocking Oxide

V g -V « ,(V )

A I 2 O3

6

H f0 2

H fA lO (15%
H f0 2 )
H fA lO (48%
H f0 2 )

7
9

Model
Vm (V)
1.05
1.78
2.95

6

1 .2

7
9

1.78
253

6

1 .1

7
9

1.69
272
1.05
1.69
2.75

6

7
9

Linear F it
Vth(V)

% Error

1

-4.762 %
-15.730%
-15.593 %
0.417%
-8.427 %
-1.976%
-0.909 %
-7.101 %
-7.353 %
11.429%
-4.142%
-8.364 %

1.5
2.49
1.205
1.63
2.48
1.09
1.57
252
1.17
1.62
252
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4.6 Summary
Follow ing key points can be observed from the modeling o f SONOS type devices
proposed by Tan et al. [7];
(i)

A “ trap-based” current continuity model is proposed and successfully used to
predict the programming behavior o f SONOS type FLASH w ith various
storage layers. The correlation between the experimental data o f Tan et al. [7]
and the data obtained from the model is ±28% for the worst case.

(ii)

Density o f traps is used in the model, to generate the threshold voltage shift
vs. program tim e plots for the SONOS type FLASH w ith various blocking
oxides. The correlation between the model and the experimental results, o f
Tan et al. [7], fo r the SONOS structures w ith SiO^, AI2O3, H f0 2 , H fA lO (w ith
15%

H f0 2

concentration), and H fA lO

blocking oxides are w ithin

±20% o,

(w ith 48% H f 0 2

±15% ,

±9% ,

± 2 3 .5 % ,

concentration)
and

± 2 3 .5 % ,

respectively.
(iii)

A linear fit is obtained between the fitted density o f traps and the energy
difference between the conduction band edges from the Si/Si0 2 (tunnel oxide)
and the Si3N 4 /S i0 2 (control oxide). The programming transients (AVth(t) vs.
program tim e) curve have a maximum error o f ±16% fo r predicting maximum
threshold voltage shift.

(iv)

It is observed that the bulk nitride traps play the dominant role in trapping
turmel charges and the high-K blocking oxide affects only the tunneling
efficiency/tunneling current.

71

R eproduced with permission of the copyright owner. Further reproduction prohibited without permission.

CHAPTER 5

CONCLUSION AN D FUTURE W ORK
A physics based model is developed to predict the programming transients (AVth vs.
programming tim e) o f SONOS type devices. Specifically, the proposed model is based on
the "current continuity" model and takes into account the inform ation regarding trap
density and trap capture cross section area. Density o f trap in the storage layer is used as
a fittin g parameter in our model. Density o f available trap for storing charges determines
the final threshold voltage shift during programming cycle. Good agreement between the
model and the experimental results o f Tan e/ al. [7] is obtained fo r SONOS type devices
w ith high-K dielectric storage layers and SONOS type devices w ith high-K dielectric
blocking oxides.
For the SONOS type devices w ith various blocking oxide materials, it is concluded
that the bulk, storage layer, traps play the dominant role in charge storage rather than the
interface traps at the storage layer and the blocking oxide interface. A linear fit between
the density o f traps in the storage layer to the energy difference between the Si/SiO i
(substrate/tunnel oxide) and the storage layer/blocking oxide conduction bands is also
proposed. Results, obtained using the proposed density o f trap form ula, are w ithin ±16%
o f the experimental results, from Tan et al. [7], in determining the final threshold voltage
shift for SONOS type FLASH w ith high-K blocking oxide.
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Following are some recommendation for future work:
(i)

include the reverse current due to loss o f stored electrons through the
tunnel oxide and blocking oxide.

(ii)

include the effects o f interface states on programming characteristics.

(iii)

study the effects o f high programming gate voltage on high-K storage layer

SONOS devices.
(iv)

develop the model for erase characteristics o f the studied SONOS type devices.

(v)

develop the model to predict the retention characteristics o f the studied SONOS
type devices.
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